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A OD W R  
SELECTIVE GOLD DIFFUSION OF 
MONOLITHIC SILICON DEVICES AND/OR CIRCUITS 
A method f o r  preparing compatible switching and nonswi t ch ing  
ampl i f i e r  d e v i c e s / c i r c u i t s  and/or l i n e a r  and d i g i t a l  log ic  c i r c u i t s  on 
the  same monolithic c h i p  of semiconductor m a t e r i a l  i s  d isc losed .  The 
gold i s  s e l e c t i v e l y  d i f f u s e d  through t h e  device s i d e  ( f r o n t  s i d e )  of 
the  semiconductor ch ip ,  Se lec t ive  d i f f u s i o n  of gold cannot be accom- 
p l i shed  by t h e  p r i o r  a r t  method of d i f f u s i n g  gold through t h e  
c o l l e c t o r  s i d e  (back s i d e )  of t h e  semiconductor chip.  Gold i s  d i f -  
fused through t h e  e n t i r e  device by t h i s  p r i o r  a r t  method. Thus, t h e  
d isc losed  invent ion permits  t h e  f a b r i c a t i o n  of  switching and non- 
switching devices  on t h e  same chip  of semiconductor mater ia l .  The 
devices  so produced can be used i n  e l e c t r o n i c  c i r c u i t r y  u t i l i z e d  i n  
t h e  space program. 
FIGURES l ( a )  through l ( e )  of t h e  drawing show t h e  s t e p s  of 
car ry ing  ou t  t h e  invent ion.  FIGWI: l ( a )  of t h e  drawing shows a  chip  
of s i l i c o n  1 conta in ing  a  f i r s t  d i f fused  device 2 and a  second d i f  - 
fused device 4. The d i f fused  devices 2 and 4 may t y p i c a l l y  be 
b ipo la r  o r  unipolar  t r a n s i s t o r s ,  diodes,  and in teg ra ted  c i r c u i t s .  
The s i l i c o n  s l i c e  1 wi th  t h e  d i f fused  devices  2 and 4 may be pre-  
pared by any known method of preparing such semiconductor devices.  
A l aye r  of Si3N4 i s  deposi ted over the  oxide on t h e  device s i d e  of 
the  s i l i c o n  s l i c e  1. Ins tead  of t h e  s i n g l e  l aye r  3 of Si3N4, l a y e r s  
of Si3N4 and Si02 o r  s i l i c o n  oxyn i t r ide  can be used. The l a y e r  3 of 
Si3N4 i s  then etched away a t  des i red  p laces  by us ing  convent ional  
p h o t o r e s i s t  and e tch ing  techniques. This s t e p  of s e l e c t i v e l y  opening 
windows i s  shown i n  FIGURE l ( b )  which shows t h e  Si3N4 l aye r  removed 
only over t h e  a r e a  of t h e  d i f fused  device 2. A t h i n  f i l m  5 of gold 
i s  then deposi ted over t h e  Si3N4 l aye r  and over t h e  a r e a  of t h e  d i f -  
fused device 2 a s  i s  shown i n  FIGURE l ( c )  . The gold i s  then d i f f u s e d  
i n t o  a r e a  2 by hea t ing  t h e  s l i c e  i n  a furnace a t  a c o n t r o l l e d  tempera- 
t u r e  f o r  a  con t ro l l ed  time and t h e  excess gold i s  etched o f f  t h e  
Si3N4 l aye r  3  t o  give t h e  r e s u l t a n t  product shown i n  FIGURE l ( d )  . 
Gold i s  d i f fused  only i n t o  a r e a  2 because t h e  SigN4 l aye r  3  a c t s  a s  
a  b a r r i e r  t o  t h e  gold,  thereby prevent ing d i f fus ion  i n t o  t h e  r e s t  of 
the  semiconductor. The f i n a l  product shown i n  FIGURE l(e) i s  
obtained by opening a window over the  d i f f u s e d  device 4 us ing  con- 
ven t iona l  pho to res i s t  and e tching  techniques and then a pa i r  of 
e l e c t r i c a l  con tac t s  6 a r e  a t tached t o  t h e  devices  2 and 4. 
The novel ty  of the  invent ion r e s i d e s  i n  t h e  method of 
d i f f u s i n g  gold only i n  s e l e c t e d  areas .  The d isc losed  method i s  
app l i cab le  no t  only t o  t h e  s i l i c o n  s p e c i f i c a l l y  descr ibed but 
can a l s o  be used wi th  germanium, gal l ium aresenide and o t h e r  1 1 1 - V  
semiconductor compounds. With t h i s  invent ion completely new types  
of c i r c u i t s  can be designed and optimized without  regard  t o  t h e  
p r i o r  art l i m i t a t i o n s  of switching and nonswitching, Thus, t h e  
need f o r  many previous ly  requi red  hybrid c i r c u i t s  i s  obviated.  In 
add i t ion ,  t h e  d i sc losed  invent ion provides a lower c o l l e c t o r  
s e r i e s  r e s i s t a n c e  than i n  t h e  p resen t  bur ied  l aye r  devices  because 
gold i s  d i f fused  through t h e  device s i d e ,  and i t  does no t  have t o  
go through the  bur ied  l aye r  t o  g e t  t o  t h e  des i red  base and c o l l e c t o r  
a reas  a s  i s  t h e  case  i n  the  p r i o r  a r t  method. Also, t h e  present  
invent ion provides f o r  b e t t e r  c o n t r o l  of t h e  amount of  gold d i f -  
fused. This i s  important s ince  too l i t t l e  gold produces slow 
switching parameters and too  much gold produces high s e r i e s  resis- 
tance parameters. 
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A METHOD FOX S E L E C T I V E  GOLD D I F F U S I O N  
OF MONOLITHIC SILICON DEVICES 
AND/OR CIRCUITS 
Abs t rac t  of  t h e  Disc losure  
Origin of  t he  Invention 
The invent ion  descr ibed  here in  was made by employee 
of  t h e  United S t a t e s  Government and nay be manufactured md used 
by o r  f o r  t h e  Government f o r  governmental purposes without  the 
p a p e n t  of  any r o y a l t i e s  thereon o r  t h e r e f o r .  
Backsound of t h e  Invent ion 
Monolithic i n t e g r a t e d  c i r c u i t s  a t  p resen t  are n e c e s s a r i l ;  
desigaed around e i t h e r  switching o r  nonswitching ( a a p l i f  i e r )  t ran :  
i s t o r s  due t o  t h e  incompa t ib i l i ty  of both  types on t h e  saae  c h i p  
of  s i l i c o n .  This  i s  due t o  t h e  f a c t  t h a t  gold d i f f u s i o n  cannot bc 
c o n t r o l l e d  t o  produce both  types of t r a n s i s t o r s  on t h e  same chip.  
Accordingly, p resen t  methods have n o t  solved t h i s  problem; present 
methods merely c i r c u w e n t  t h e  problem by e i t h e r  us ing  hybrid c i r -  
c u i t s  (combinations o f  c h i p  elements t o  achieve a d e f i n i t e  c i r c u i t  
des,sn) o r  by desig,  s a c r i f i c e  (nodiSicat ion 05 t he  c i r c u i t  d e s i s  
_& -- - 
t o  perform t h e  d e s i r e d  funct ion  s a t i s f a c t o r i l y  al though n o t  
The p repara t ion  of rnonoli ch ic  switching and nonswitching 
(ampl i f ie r )  t r a n s i s t o r s  and t h e r e f o r e  t h e  prepara t ion  of l i n e a r  
a ~ d  l o g i c  c i r c u i t s  r e q u i r e s  c o a t r o l  o f  t h e  l i f e t i m e  lowering dif- 
f u s a n t  u t i l i z e d .  Li fe t ime here  means t h e  t i m e  i n j e c t e d  c e r r i e r s  
e x i s t .  Presence 02 c e r t a i ~  meta ls ,  such a s  gold,  n i c k 1  m d  
copper reduce t h i s  time by ca? tur ing  i n j e c t e d  c a r r i e r s  and thus  
decrease  t h e  switching time i n  a des i red  manner. A t  t h e  p resen t  
time gold i s  t h e  d i f f u s a x t  most commonly used i n  t h e  prepara t ion  
of these  devices .  Unfortunately,  s e l e c t i v e  d i f f u s i o n  of goid can- 
n o t  be performed wi th  s i l i c o n  dioxide pzss iva tzd  i x t e g r a t e d  c i r -  
c u i t s  because gold p n e t r a t e s  S i 9 .  In add i t ion ,  it i s  d i f f i c u l t  
t o  mask and e t c h  gold on Si02. h e  t o  these  f a c t o r s ,  gold,  a t  t h e  
p r e s e n t  time, i s  pu t  i q  a  semiconductor through massive d i f f u s i o n  
i n  t h e  c o l l e c t o r  s i d e  of  the  seniconductor s l i c e .  Therefore,  t h e  
e n t i r e  s l i c e  con ta ins  d i f f u s e d  gold.  Thus, t h e  only choice i s  a 
s l i c e  having gold o r  n o t  having gold. This i s  why a  s l i c e  of 
semiconductor m a t e r i a l  i n  which only  a s e l e c t e d  a r e a  con ta ins  gold 
cannot be produced by the  p r i o r  a r t  method oE d i f f u s i n g  gold  from 
t h e  back s i d e  of t h e  semiconducto~ s l i c e .  S imi la r ly ,  a t tempts  t o  
s e l e c t i v e l y  d i f f u s e  gold i n  t h e  device s i d e  of  a  semiconductor 
c h i p  on which SiOZ i s  used as a pass iva t ion  have no? been success- 
f u l  because t h c  gold p e n e t r a t e s  t h s  s i l i c o n  dioxide.  
S u m a r x  of the  Invent ioa 
-- -AI--- --UY_-- 
This  invent ion  permits the  s c l 2 z t i v e  d i f f u s i o n  of gold 
through the device s i d e  of the  semiconductor ch ip  and thereby 
enables  one t o  prepare compatible sivitchiilg and a in2l i f ie r  d e - ~ i c e s /  
circuits 03 t h z  53.32 3 0 2 0 L i t h l ~  chi? ~f s ~ z i i c o ? d ~ ~ t c ~ r  macer ia l  
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S e l e c t i v e  gold d i f f u s i o n  t h o u g h  t h e  device s i d e  of  t h e  senicon- 
1 ductor  c h i p  i s  achieved i n  tho_ fol lowing ~ a n n e r :  A t h i n  l a y e r  of 
I Si3N4 i s  depos i ted  over  t h e  semiconductor and/or p a s s i v a ~ e d  semi- 
I 
conductor su r face .  Windows a r e  opened i n  t h e  Si3??4 w d  o t h e r  
d i e l e c t r i c  iayerg, i f  a t  s e l e c t e z  a r e a s  by us ing  conventioilal  
photonasking and e tch ing  techaiciues. A t h i n  f i l n  o f  gold i s  then 
depos i ted  over  t h e  Si3N4 l a y e r  and t h e  gold i s  d i f f u s e d  i n t o  t h e  
semiconductor i n  t h e  e r e a s  where t h e  Si3274 was removed. The 
excess  gold i s  then etched o f f  and a s tandard  p lana r  processing 
technique i s  u s e d , e o  complete the  device.  
~ It i s  t h e r e f o r e  an o b j e c t  of t h i s  invent ion t o  provide 
method f o r  t h e  s e i e c t i v e  d i f f u s i o n  gold i n t o  
seniconduc t o r  ma te r i a l .  
It i s  another  o b j e c t  of t h i s  invent ioa  t o  provide a  
method f o r  t h e  prepara t ion  of compatible switching and non- 
switching d e v i c e s / c i r c u i t s  on t h e  sane monoli thic  ch ip  of semi- 
conductor ma te r i a l .  
It i s  a  f u r t h e r  o b j e c t  of  t h i s  invent ion  t o  provide a 
method of s e l e c t i v e l y  d i f f u s i n g  gold through t h e  device s i d e  of  
a s l i c e  o f  semiconductor m a t e r i a l .  
Br ief  Descript ion of t h e  Drawin,  
-4 
The above mentioned aad o t h e r  o b j e c t s  of the  invent ion  
w i l l  become apparent  from t h e  fol lowing d e t a i l e d  d e s c r i p t i o n  of 
t h e  invent ion  when read  i n  conjunct ion wi th  t h e  annexed dravings 
i n  which FIG-LTfiES i ( a )  through l ( e )  p i c t o r i a l l y  show t h e  s t e p s  
used i n  c a r r y i n g  o u t  the  invent ion.  
Descr ip t ion  of t h e  Invent ion --
Refe r r ing  noiq t o  t he  drawing, FIC'UXE l ( a )  shows a chip  
of s i l i c o n  I containirig a f i r s t  d i f f u s e d  device 2 azd a second 
d i f f u s e d  device 4. The d i f f u s e d  devices  2 and 4 may t y p i c a i l y  
II be b i p o i a r  o r  un ipo la r  t r a n s i s t o r s ,  diodes arid i a t e g r a t e d  c i r c u i t  11 The s i l i c o n  s l i c e  1 v i t h  t h e  t ~ r o  d i f f u s e d  devices  2 and 4 can be 
prepared by any known method of  prepar ing  such semiconductor 
devices  (Integrate-d C i r c u i t s ,  Desig~l Princ- iples  - and Fabr ica t ion ,  
E d i t o r s ,  R.M. Warner and J . N .  F o r d e w a l t ,  McGraw H i l l  Book Co., 
New York, 1965). A l a y e r  of Si3N4 i s  depos i ted  over t h e  oxide 
on t h e  device s i d e  of the s i l i c o n  s l i c e  1 and t h e  d i f f u s e d  a reas  
11 2 and 4. It i s  t o  be understood t h a t  i n s t e a d  o f  the s i n g l e  
l a y e r  3 of Si3X4, l a y e r s  of  Si3EJ4 and Si02 o r  s i l i c o n  oxxynitride 
can be used. 
II The l a y e r  3 of S i  N i s  then etched away a t  d e s i r e d  3 4 
p laces  by us ing  convent ional  p h o t o r e s i s t  and e tch ing  techniques 
f o r  Si3N4 (Etchin-& of s i l i c o n  N i t r i d e  (Si3XL,) i n  Phosshoric Acid -- 
Using S i l i c o n  Dioxide - as a :4asl;, W. Vaagelder and V. E.  Hauser, 
1966, F a l l ,  ideeting of Electrochemical  Socie ty ,  Phi ladelphia ,  Pa. 
11 Recent News Taper No. 5) .  This s t e p  of s e l e c t i v e l y  opening 
I/ windows i n  tile S % q  i s  sshm i n  FIGWLE l ( b ) .  A s  shotm i n  I/ F I G W  l ( b )  t h e  Si3N4 i s  removed only  over  t h e  a r e a  of t h e  
d i f f u s e d  device 2. 
A t h i n  f i l m  of  goid 5 i s  then de-posited over t h e  S i  3 N 4 
l a y e r  and over t h e  a r e a  of  t h e  d i f f u s e d  device 2 where t h e  SigN4 
has been removed a s  shovm i n  FIGURE l ( c ) .  The gold i s  then 
d i f f u s e d  i n t o  t h e  a r e a  2 by hea t ing  t h e  s l i c e  i n  a furnace a t  a 
c o n t r o l l e d  temperature f o r  a c o n t r o l l e d  time (Gold Dif fus ion  
Process  f o r  Reducing Switching Times i n  Diffused S i l i c o n  ?ran&. 
- --- - -  
t o r s  C. J. Uhl, Western E l e c t r i c  Engineer, Jan . ,  1963) and t h e  
-J 
excess  gold i s  e tched of: t h e  Si3N4 l a y e r  t o  g ive  t h e  r e s u l t a ~ t  
product shown i n  FIG-UX l ( d ) .  A l l  t h e  gold no- d i f f u s e d  i n t o  
s i l i c o r .  x i l l  be etched o f f .  The gold t h a t  i s  d i f fused  iiill not  
be a f f e c t e d  by t h e  e tchiag .  The rnethod of  depos i t ing  m d  d i f f u s -  
i n g  t h e  gold i s  c a r r i e d  o u t  i n  two separa te  s t e p s :  (1) evaporate  
gold onto e n t i r e  s l i c e  a r e a  and (2) d i f f u s e  gold i n t o  s l i c e  a reas  
des i red .  However, no mat ter  how t h e  gold i s  d i f f u s e d  i n t o  t h e  
area 2, only t h i s  a r e a  r e c e i v e s  gold because t h e  Si3N4 l a y e r  a c t s  
as a b a r r i e r  t o  t h e  gold,  thereby prevent ing  gold d i f f u s i o n  i n t o  
t h e  s i l i c o n  s l i c e  1 and i n t o  t h e  d i f f u s e d  device 4. The f a c t  
t h a t  gold i s  d i f f u s e d  only  i n t o  t h e  d i f fused  device 2 i s  shown i n  
F I G W S  1 (d) a ~ d  1 (e)  . 
The f i n a l  product i s  shown i n  F I G W  l ( e )  . Tne product 
shown i n  FIGUP$ l ( e )  i s  obta ined  from t h e  product shown In 
FIGURE l ( d )  by opening a window over t h e  d i f f u s e d  device 4 us ing  
convent ional  p h o t o r e s i s t  t e ~ ' ~ i q u e s  (?X:Ee_ct of Diffu-sed QsS\i?en 
and -- Gold on Surface ? r o p e r t i e s  2 -  of ------- Oxidized Si l icon,  A.G. Nassibia; 
S o l i d  S t a t e  E l e c t r o n i c s ,  Vol. 10, pp. 879-890, 1967) and e tch ing  
away t h e  Si3N4 covering the  device 4. A p a i r  of  s u i t a b l e  contac t :  
6 a r e  then a t t ached  t o  the  devices  2 and 4 and a p a i r  of e l e c t r i -  
c a l  leads  (not  s h o ~ m )  a r e  a t t ached  t o  t h e  c o n t a c t s  6. 
From t h e  foregoing d e s c r i p t i o n  of  t h e  invent ion ,  i t  i s  
obvious t h a t  a rrethod of s e l e c t i v e l y  d i f f u s i n g  gold has been 
d isc losed .  A s  i s  shown i n  FIGUP?S l ( d )  aad l ( e ) ,  gold was d i f -  
fused  on ly  i n t o  the device  2. No gold was d i f f u s e d  i n t o  t h e  
device  4. Therefore,  switching and nonswitching devices  cag be 
prepared on t h e  same i m n o l i t h i c  ch ip  of seniconductor ma te r i a l .  
The drawing only  shows one a r e a  wi th  gold and one a r e a  
without  gold;  however, it i s  obvious t h a t  aay number of a r e a s  
w i t h  goid and without  gold can be produced on t h e  stme chip  of 
semicoaductor m a t e r i a l  by us ing  t h e  nethod of  t h i s  invent ion .  
In  add i t ion  it should a l s o  be obvious t h a t  t h i s  invent ion  i s  
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alsc be used wi th  g e r r n ~ ~ i ~ ~ i n ,  g a l l i u a  a r sen ide  a d  o t h s r  111-V 
semiconductor compounds. In  add i t ion  i t  should be apparent  t h a t  I 
t h e  method d i sc losed  a p p l i e s  t o  t h e  prepara t ion  of both  i n t e g r a t e d  
c i r c u i t s  a d  t o  t h e  p repara t ion  of i n d i v i d u a l  devices  such a s  
diodes,  t r a n s i s t o r s  and t h e  l i k e .  
While "ce inventioil  has been descr i5ed  ~ i t h  r e fe rence  
t o  a s p e s i f f c  smbodimext, it v i l l  be obvious 20 those  s k i l l e d  ?J 
th2 a r t  t h a s  co72le te ly  2ew types of c i r c u i t s  ca2 be d e s i s e d  
and optimized without  r ega rd  t o  p r i o r  ar-i l i m i t a t i o n s  (switch o r  
nonswitch).  Thus, t h e  need for maay previous ly  r zqu i red  hybrid 
c i r c u i t s  i s  n o w  obviated.  Also, t h e  p resen t  invent ion provides a 
lower c o l l e c t o r  s e r i e s  r e s i s t a n c e  than i n  t h e  p resen t  bur ied  
l a y e r  devices .  Since gold i s  d i f f u s e d  tlhrough t h e  device s i d e ,  
it does n o t  have t o  go through t h e  bur ied  Layer t o  2eZ t o  d e s i r e d  
base  a ~ d  c o l l e c t o r  a reasof  device as i~ p r i o r  art. This  p r i o r  art 
method w i l l  cause c o l l e c t o r  s e r i e s  r e s i s t a n c e  t o  inc rease  s i n c e  
gold  w i l l  compensate t h e  Sur ied  l a y e r  t o  some exteat.  In add i t ion  
much b e t t e r  c o n t r o l  of  gold d i f f u s i o n  w i l l  r e s u l t  because s h o r t  
d i f f u s i o a  wi th  small amount of gold from device s i d e  w i l l  g ive  
same amount oE gold i n  d e s i r e d  regions  (Base and E p i t a x i a l  
Co l l ec to r )  as p r i o r  a r t  method o f  massive amounts of  gold d i f f u s e d  
i n  f r o n  c o l l e c t o r  s ide .  Gold w i l l  r e s i d e  only  i - n  p o r t i o n s  of 
device  des i red .  Note t h e r e  w i l l  be no massive gold i n  t h e  co l -  
l e c t o r  s i d e  of device.  Maximum coi l t ro l  i s  d e s i r a b l e  s i x ?  too  
little s o l d  produces slow s v i t c h i n g  parameters,  f o r  e x a p l e ,  
s t o r a g e  time and f a l l  t i m e ,  and too inrrch gold produces high s e r i e s  
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